Share with Facebook
Tweet This
Post on reddit
Share with LinkedIn
Add to CiteULike
Add to Mendeley
Add to BibSonomyAbstract
The state-of-the-art of on-chip tunable delay lines in silicon-on-insulator technology is discussed. Architectures, theoretical results, limits and experimental results up to 10 bits delay at 100 Gbit/s are presented.
© 2010 Optical Society of America
PDF ArticleMore Like This
Polarization-Selective Tunable Delay in Coupled-Resonator Optical Delay-Lines
F. Morichetti, C. Ferrari, A. Melloni, and M. Martinelli
IWG1 Integrated Photonics and Nanophotonics Research and Applications (IPNRA) 2008
Reconfigurable CROW Delay Lines on a Silicon Platform
A. Canciamilla, C. Ferrari, A. Melloni, M. Torregiani, F. Morichetti, A. Samarelli, M. Sorel, and R. De La Rue
CK6_4 The European Conference on Lasers and Electro-Optics (CLEO_Europe) 2009
90ps tunable true-time delay line based on photonic crystals
S. Combrié, J. Bourderionnet, P. Colman, D. Dolfi, and A. De Rossi
CTuHH6 Conference on Lasers and Electro-Optics (CLEO) 2010