Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

On-chip tunable delay lines in silicon photonics

Not Accessible

Your library or personal account may give you access


The state-of-the-art of on-chip tunable delay lines in silicon-on-insulator technology is discussed. Architectures, theoretical results, limits and experimental results up to 10 bits delay at 100 Gbit/s are presented.

© 2010 Optical Society of America

PDF Article
More Like This
Polarization-Selective Tunable Delay in Coupled-Resonator Optical Delay-Lines

F. Morichetti, C. Ferrari, A. Melloni, and M. Martinelli
IWG1 Integrated Photonics and Nanophotonics Research and Applications (IPNRA) 2008

Reconfigurable CROW Delay Lines on a Silicon Platform

A. Canciamilla, C. Ferrari, A. Melloni, M. Torregiani, F. Morichetti, A. Samarelli, M. Sorel, and R. De La Rue
CK6_4 The European Conference on Lasers and Electro-Optics (CLEO_Europe) 2009

90ps tunable true-time delay line based on photonic crystals

S. Combrié, J. Bourderionnet, P. Colman, D. Dolfi, and A. De Rossi
CTuHH6 Conference on Lasers and Electro-Optics (CLEO) 2010


You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.

Contact your librarian or system administrator
Login to access Optica Member Subscription

Select as filters

Select Topics Cancel
© Copyright 2023 | Optica Publishing Group. All Rights Reserved