Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

On-chip tunable delay lines in silicon photonics

Not Accessible

Your library or personal account may give you access


The state-of-the-art of on-chip tunable delay lines in silicon-on-insulator technology is discussed. Architectures, theoretical results, limits and experimental results up to 10 bits delay at 100 Gbit/s are presented.

© 2010 Optical Society of America

PDF Article
More Like This
Reconfigurable CROW Delay Lines on a Silicon Platform

A. Canciamilla, C. Ferrari, A. Melloni, M. Torregiani, F. Morichetti, A. Samarelli, M. Sorel, and R. De La Rue
CK6_4 The European Conference on Lasers and Electro-Optics (CLEO/Europe) 2009

Polarization-Selective Tunable Delay in Coupled-Resonator Optical Delay-Lines

F. Morichetti, C. Ferrari, A. Melloni, and M. Martinelli
IWG1 Integrated Photonics and Nanophotonics Research and Applications (IPR) 2008

90ps tunable true-time delay line based on photonic crystals

S. Combrié, J. Bourderionnet, P. Colman, D. Dolfi, and A. De Rossi
CTuHH6 Conference on Lasers and Electro-Optics (CLEO:S&I) 2010

Select as filters

Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.