Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group
Conferences > ACP > 2009 > ThD > ThD4

A Performance Evaluation for Optical Network-on-Chip Interconnect Architectures

Shiqing Wang and Huaxi Gu

Not Accessible

Your library or personal account may give you access

Abstract

Based on silicon optical interconnect, optical networks-on-chip has significant bandwidth and power advantages. We simulated and compared several ONoCs based on the topologies including 2D-mesh, 3D-mesh, 2D-FT (Fat-tree) and 2D-BFT (Butterfly Fat-tree) in terms of the end-to-end delay and network throughput. The results show that 3D-mesh has the best performance.

© 2009 OSA, IEEE Photonics Society, SPIE, COS, CIC

PDF Article
More Like This
A Nesting Ring Optical Network on Chip (ONoC) Architecture for Multi-chip Systems

Wenzhe Li, Shanguo Huang, Yu Zhou, Shan Yin, Jie Zhang, and Wanyi Gu
ASu1H.1 Asia Communications and Photonics Conference (ACP) 2015

Nanophotonic Optical Interconnection Network Architecture for On-Chip and Off-Chip Communications

Howard Wang, Michele Petracca, Aleksandr Biberman, Benjamin G. Lee, Luca P. Carloni, and Keren Bergman
JThA92 National Fiber Optic Engineers Conference (NFOEC) 2008

A High-Performance Optical Network-on-chip Architecture Based on Sub-network Division

Ke Chen, Huaxi Gu, Zheng Chen, and Na zhang
AW3H.5 Asia Communications and Photonics Conference (ACP) 2013

View More...
Select as filters
Select Topics Cancel
Top
       
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.
Privacy | Terms of Use