Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Real-time 25-Gb/s EPON OLT MAC/PHY with a Single FPGA for 100-Gb/s Access Networks

Not Accessible

Your library or personal account may give you access

Abstract

We implement an efficient, asymmetric 25-Gb/s Ethernet PON (EPON) OLT MAC/PHY that can support a rate of 25.78125-Gb/s in the downstream direction and 10.3125-Gb/s in the upstream direction, based on a single FPGA. We design based on the IEEE 802.3av 10G-EPON standard, and it includes a 25-Gb/s PCS/PMA and burst-mode 10-Gb/s PCS/PMA. In this paper, we demonstrate that the proposed the 25-Gb/s EPON OLT MAC/PHY can guarantee error-free packet service during a 72-h run time, and provide a packet throughput of 24-Gb/s and 9.6-Gb/s in downstream and upstream paths through a back-to-back link configuration.

© 2016 Optical Society of America

PDF Article
More Like This
Real-time Demonstration of 50-Gb/s Multilane EPON for coexistence of 25G and 50G ONUs on a Single ODN

KwangOk Kim, KyeongHwan Doo, HanHyub Lee, and HwanSeok Chung
Su2A.77 Asia Communications and Photonics Conference (ACP) 2017

Demonstration of a Real-Time 25-Gb/s TDM-PON System with 25-Gb/s Downstream Based on Optical Duobinary and 10-Gb/s Burst-Mode Upstream Based on NRZ

Shengping Li, Zhicheng Ye, Ning Cheng, and Xiang Liu
Th1I.3 Optical Fiber Communication Conference (OFC) 2016

IEEE 100 Gb/s EPON

Curtis Knittle
Th1I.6 Optical Fiber Communication Conference (OFC) 2016

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All Rights Reserved