Abstract
We have designed an all-optical NOT gate on SOI with a footprint of 1.2×1.2 μm2. The device designed by a PSO method and simulated by FDTD. The overall response time is < 2 ps.
© 2018 The Author(s)
PDF ArticleMore Like This
Giannino Dziallas, Lars Zimmermann, and Klaus Petermann
JW2A.9 CLEO: Applications and Technology (CLEO:A&T) 2018
Rajesh Kumar, Liu Liu, Gunther Roelkens, Erik-Jan Geluk, Tjibbe de Vries, Philippe Regreny, Dries Van Thourhout, Roel Baets, and Geert Morthier
JWA44 National Fiber Optic Engineers Conference (NFOEC) 2010
Zhipeng Chu, Yingjie Liu, Hucheng Xie, Wenzhao Sun, Yujie Wang, Ke Xu, Yong Yao, Yanfu Yang, Yunxu Sun, and Qinghai Song
ITh3J.1 Integrated Photonics Research, Silicon and Nanophotonics (IPR) 2018