Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

FPGA Implementation of Time-Interleaved Pruning Neural Network Equalizer for Short Reach Optical Interconnects

Not Accessible

Your library or personal account may give you access

Abstract

A time-interleaved parallel pruning neural-network equalizer is proposed and implemented on FPGA for 100-Gbps PAM-4 optical interconnects, demonstrating over 55% and 40% hardware resource reduction for single and 8-channel equalization.

© 2021 The Author(s)

PDF Article
More Like This
FPGA Implementation of Deep Neural Network Based Equalizers for High-Speed PON

Noriaki Kaneda, Ziyi Zhu, Chun-Yen Chuang, Amitkumar Mahadevan, Bob Farah, Keren Bergman, Doutje Van Veen, and Vincent Houtsma
T4D.2 Optical Fiber Communication Conference (OFC) 2020

Transfer-Learning Based Convolutional Neural Network for Short-Reach Optical Interconnects

Xing Liu, Jicheng Li, Zhaoquan Fan, and Jian Zhao
T4A.79 Asia Communications and Photonics Conference (ACP) 2021

Sparsely-Connected Cascade Recurrent Neural Network-Based Nonlinear Equalizer for a 100-Gb/s PAM4 Optical Interconnect

Zhaopeng Xu, Shuangyu Dong, Chenxin Jiang, Jonathan H. Manton, and William Shieh
M5H.4 Asia Communications and Photonics Conference (ACP) 2021

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.