Abstract
The present day implementation of complex integrated circuits covering >1000 mm2 on a single wafer requires redundancy techniques. In such wafer-scale systems, the operable circuit blocks (called cells) with >1000 transistors each are interconnected by on-wafer bus lines. This allows the avoidance of defective cells and system customization to create several different circuits from the same prefabricated wafer design. We have built wafer-scale circuits using focused laser spots to make connections, cut lines, and optically test the resultant paths.
© 1984 Optical Society of America
PDF ArticleMore Like This
G. H. Chapman and J. A. Burns
TUS4 Conference on Lasers and Electro-Optics (CLEO:S&I) 1986
Irving P. Herman, Bruce M. Mcwilliams, Fred Mitlitsky, and Douglas S. Peters
THO3 Conference on Lasers and Electro-Optics (CLEO:S&I) 1984
J. M. CANTER, G. H. CHAPMAN, and J. I. RAFFEL
THM7 Conference on Lasers and Electro-Optics (CLEO:S&I) 1988