Abstract
As the complexity and performance of silicon integrated circuits (ICs) increases, testing and debugging these circuits become more challenging. Current-generation ICs have four or more layers of metallization in the circuit and are flip-chip mounted to a high performance IC carrier.1 Because of this complexity, internal nodes in the circuit are not accessible to conventional e-beam or electrical probes.
© 1992 Optical Society of America
PDF ArticleMore Like This
H. K. Heinrich, N. Pakdaman, and D. S. Kent
WG4 OSA Annual Meeting (FIO) 1991
B. R. Hemenway, H. K. Heinrich, and D. M. Bloom
ThU11 Conference on Lasers and Electro-Optics (CLEO:S&I) 1986
Tadao Nagatsuma, Makoto Yaita, and Mitsuru Shinagawa
TuBB2 OSA Annual Meeting (FIO) 1992