Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

A System Demonstration of Progressive Deadlock Recovery Routing based on Optoelectronic/VLSI Chips

Not Accessible

Your library or personal account may give you access

Abstract

We present a system demonstration of a sequential deadlock recovery-based scheme [1] employing a circulating token to guarantee mutual exclusive access to deadlock buffers. This system allows us to evaluate the design and implementation of a multiprocessor network router using free-space optical interconnects. The system is designed based on our CMOS-SEED chip—OMNI [2] and GaAs-based chip—WARRP [3]. These two chips are employed to implement asynchronous optical token-based resource arbitration and deadlock recovery via channel preemption, respectively. With an external node controller, this experimental system is capable of demonstrating a high-performance bandwidth-efficient deadlock recovery-based multiprocessor network router.

© 1997 Optical Society of America

PDF Article
More Like This
Smart-Pixel Implementation of Network Router Deadlock Handling Mechanisms

Timothy Mark Pinkston, Mongkol Raksapatcharawong, and Yungho Choi
OThB.2 Optics in Computing (IP) 1997

ATM distribution network using an optoelectronic VLSI switching chip

A. L. Lentine, D. J. Reiley, R. A. Novotny, R. L. Morrison, J. M. Sasian, M. G. Beckman, D. B. Buchholz, S. J. Hinterlong, T. J. Cloonan, G. W. Richards, and F. B. McCormick
OTuA.1 Optics in Computing (IP) 1997

Optoelectronic/VLSI

K.W. Goossen
SMA.1 Spatial Light Modulators (SLM) 1997

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.