Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Free-space optical interconnection for three-dimensional stacked VLSI chips

Not Accessible

Your library or personal account may give you access

Abstract

This paper presents a demonstration system under the three-dimensional optoelectronic stacked processor (3DOESP) project. A novel free-space hybrid optical system that permits large misalignment tolerance is designed for interconnections between 3D stacked VLSI chips.

© 2001 Optical Society of America

PDF Article
More Like This
Chip-level three-dimensional stacking for free-space optical interconnects

Volkan Ozguz
CThG6 Conference on Lasers and Electro-Optics (CLEO:S&I) 1998

Tightly Integrated Board Level Free Space Optical Interconnects

Sadik C. Esener
ThI1_1 Conference on Lasers and Electro-Optics/Pacific Rim (CLEO/PR) 2001

512-channel vertical-cavity surface-emitting laser based free-space optical link: results

M. Châteauneuf, M. Venditti, E. Laprise, J. Faucher, K. Razavi, F. Thomas-Dupuis, A. G. Kirk, D. V. Plant, T. Yamamoto, J. A. Trezza, and W. Luo
OWA2 Optics in Computing (IP) 2001

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All Rights Reserved