Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Skew reduction for synchronous OE-VLSI receiver applications

Not Accessible

Your library or personal account may give you access

Abstract

This paper addresses skew and latency issues in large receiver arrays intended for use in optoelectronic-VLSI (OE-VLSI). Existing receiver designs display high sensitivity to variations in input average photocurrent arising from non-uniformities across the array. Modifications to existing receiver designs are proposed which reduce this sensitivity, and a novel experimental approach using an optical ring oscillator (ORO) to characterize receiver latency is presented, with results compared to simulation.

© 2003 Optical Society of America

PDF Article
More Like This
Triggered Receivers for Optoelectronic-VLSI

A. V. Krishnamoorthy, P. Chandramani, T. K. Woodward, K. W. Goossen, B. J. Tseng, J. A. Walker, W. Y. Jan, and J. E. Cunningham
PD1 Spatial Light Modulators and Integrated Optoelectronic Arrays (SLM) 1999

Receiver-less Optical Clock Distribution using Short Pulses

Aparna Bhatnagar, Diwakar Agarwal, Ray Chen, Noah C. Helman, Gordon A. Keeler, David A. B. Miller, Christof Debaes, and Hugo Thienpont
OWD3 Optics in Computing (IP) 2003

Timing uncertainty for receivers in optical clock distribution for VLSI

Bradley D. Clymer and Joseph W. Goodman
WS1 OSA Annual Meeting (FIO) 1987

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All Rights Reserved