Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Ultra Low Power 10- to 25-Gb/s CMOS-Driven VCSEL Links

Not Accessible

Your library or personal account may give you access

Abstract

Two optical links sharing a TX but using different RXs explore the speed/power/area tradeoff. Circuits are 90nm CMOS. Record full-link power efficiencies of 1.37pJ/bit at 15Gb/s and 3.6pJ/bit at 25Gb/s are achieved.

© 2012 Optical Society of America

PDF Article
More Like This
35-Gb/s VCSEL-Based Optical Link using 32-nm SOI CMOS Circuits

Jonathan E. Proesel, Benjamin G. Lee, Christian W. Baks, and Clint L. Schow
OM2H.2 Optical Fiber Communication Conference (OFC) 2013

20-Gb/s Power-Efficient CMOS-Driven Multimode Links

Caroline P. Lai, Clint L. Schow, Alexander V. Rylyakov, Benjamin G. Lee, Fuad E. Doany, Richard A. John, and Jeffrey A. Kash
OTuQ2 Optical Fiber Communication Conference (OFC) 2011

Transmitter Pre-Distortion for Simultaneous Improvements in Bit-Rate, Sensitivity, Jitter, and Power Efficiency in 20 Gb/s CMOS-driven VCSEL Links

C. L. Schow, A. V. Rylyakov, B. G. Lee, F. E. Doany, C. Baks, R. A. John, and J. A. Kash
PDPC6 Optical Fiber Communication Conference (OFC) 2011

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All Rights Reserved