Abstract
A low cost 28Gbits/s Silicon Photonics platform using 300mm SOI wafers is demonstrated. Process, 3D integration of Electronic and Photonic ICs, device performance, circuit results and low cost packaging are discussed.
© 2015 Optical Society of America
PDF ArticleMore Like This
Nanxi Li, Zhengji Xu, Yuan Dong, Ting Hu, Qize Zhong, Yuan Hsing Fu, Shiyang Zhu, and Navab Singh
SF1J.6 CLEO: Science and Innovations (CLEO:S&I) 2020
Yukta P. Timalsina, Gerald Leake, Tat Ngai, Alin Antohe, Siti K. Binti, Christopher Baiocco, Nicholas M. Fahrenkopf, and David Harame
AM4M.7 CLEO: Applications and Technology (CLEO:A&T) 2023
Koji Yamada, Tsuyoshi Horikawa, Makoto Okano, Guangwei Cong, Yuriko Maegami, Morifumi Ohno, Noritsugu Yamamoto, Keijiro Suzuki, Ken Tanizawa, Satoshi Suda, Hiroyuki Matsuura, Keiji Koshino, Nobuyuki Yokoyama, Minoru Ohtsuka, Miyoshi Seki, Kazuyuki Matsumaro, Toshihiro Narushima, Kazuhiro Ikeda, Hitoshi Kawashima, Shu Namiki, and Masahiko Mori
S4H.3 Asia Communications and Photonics Conference (ACP) 2017