Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group
Conferences > OFC > 2017 > W1J > W1J.5

FPGA Demonstration of Stretched Continuously Interleaved BCH Code with Low Error Floor for Short-Range Optical Transmission

Fan Yu, Mo Li, Nebojsa Stojanovic, Changsong Xie, Zhiyu Xiao, and Liangchuan Li

Not Accessible

Your library or personal account may give you access

Abstract

A novel SCI-BCH code and an error pattern breaking decoding algorithm are proposed. Compared with the CI-BCH code, the error floor is lowered from BER of 1e-9 to 1e-16 at small latency and storage cost.

© 2017 Optical Society of America

PDF Article
More Like This
FPGA Investigation on Error-Floor Performance of a Concatenated Staircase and Hamming Code for 400G-ZR Forward Error Correction

Yi Cai, Weiming Wang, Weifeng Qian, Jia Xing, Kai Tao, Junjie Yin, Shihua Zhang, Ming Lei, Erkun Sun, Ke Yang, Hungchang Chien, Qun Liao, and Huan Chen
Th4C.2 Optical Fiber Communication Conference (OFC) 2018

FPGA Verification of a Single QC-LDPC Code for 100 Gb/s Optical Systems without Error Floor down to BER of 10−15

Deyuan Chang, Fan Yu, Zhiyu Xiao, Yang Li, Nebojsa Stojanovic, Changsong Xie, Xiaozhong Shi, Xiaogeng Xu, and Qianjin Xiong
OTuN2 Optical Fiber Communication Conference (OFC) 2011

Continuously-Interleaved BCH (CI-BCH) FEC delivers best in class NECG for 40G and 100G metro applications

Michael Scholten, Tim Coe, and John Dillard
NTuB3 National Fiber Optic Engineers Conference (NFOEC) 2010

View More...
Select as filters
Select Topics Cancel
Top
       
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.
Privacy | Terms of Use