Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

HPC Interconnects at the End of Moore’s Law

Not Accessible

Your library or personal account may give you access

Abstract

The tapering of lithography advances that have been associated with Moore’s Law will substantially change requirements for future interconnect architectures for large-scale datacenters and HPC systems. Architectural specialization is creating new datacenter requirements such as emerging accelerator technologies for machine learning workloads and rack disaggregation strategies will push the limits of current interconnect technologies. Whereas photonic technologies are often sold on the basis of higher bandwidth and energy efficiency (e.g. lower picojoules per bit), these emerging workloads and technology trends will shift the emphasis to other metrics such as bandwidth density (as opposed to bandwidth alone) and reduced latency, and performance consistency. Such metrics cannot be accomplished with device improvements alone, but require a systems view of photonics in datacenters.

© 2019 The Author(s)

PDF Article
More Like This
Photonic Memory Disaggregation in Datacenters

John Shalf, George Michelogiannakis, Brian Austin, Taylor Groves, Manya Ghobadi, Larry Dennison, Tom Gray, Yiwen Shen, Min Yee Teh, Madeleine Glick, and Keren Bergman
PsW1F.5 Photonics in Switching and Computing (PS) 2020

Chasing Moore’s Law with CLEAR

Shuai Sun, Vikram K. Narayana, Tarek El-Ghazawi, and Volker J. Sorger
JW2A.138 CLEO: Applications and Technology (CLEO:A&T) 2017

Breaking Barriers to Moore’s Law

Gerald T Marcyk
OTuC1 Optical Fabrication and Testing (OF&T) 2002

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.