Abstract
Fully parallel processors can be designed by employing a technology that is inherently parallel, a suitable number system, and an efficient encoding scheme for handling the data. Binary number system is accepted as the best suited in electronic computers. The delay due to carry propagation in binary arithmetic makes the binary number representation a very weak candidate for an optical processor that is inherently parallel. The modified signed-digit (MSD) number system1 satisfies the requirements of fully parallel addition and subtraction by limiting the carry propagation to one position to the left. The design of an optical MSD adder capable of performing addition/subtraction in three stages has already been proposed.2 The above design is based on polarization-coded symbolic substitution. A reduction in the number of stages can be achieved by exploiting some of the unique characteristics of MSD. The optical implementation of the MSD adder with reduced number of stages is discussed in this paper. The MSD digits are coded as three different polarization states of light. Polarization-coded symbolic substitution is used to implement the adder.
© 1989 Optical Society of America
PDF ArticleMore Like This
G. Pedrini, R. Thalmann, and K. J. Weible
MH4 Optical Computing (IP) 1989
P. A. Ramamoorthy and S. Antony
ME8 Optical Computing (IP) 1987
A. K. Cherri and M. A. Karim
MAA6 OSA Annual Meeting (FIO) 1988