Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Programmable Logic Gate Array and its Applications to Reconfigurable Network Based on Modified Sign Digit

Not Accessible

Your library or personal account may give you access

Abstract

We have developed a programmable parallel logic unit with a dynamic interconnection ability based on the truth table architecture. This enable us to design very flexible digital optical computing systems. An element cell has two input ports and three output ports, as shown in Fig. 1. Element cells are connected optically each other, and the connection network is changeable by selecting three output ports. The element cell is able to select which output ports are active or not. Because of this feature of the element cell the interconnection network is dynamically configured. It is convenient to use three-state logic or ternary logic to assign one or two of three ports to the output output port. Ternary logic is also employed to perform a modified sign digit (MSD) operation, which enables us to make a full parallel algorithm of numerical calculation.

© 1989 Optical Society of America

PDF Article
More Like This
Optoelectronic content addressable memory-based modified signed digit arithmetic

Y. Li, D. H. Kim, A. Kostrzewski, and George Eichmann
TUMM3 OSA Annual Meeting (FIO) 1989

Programmable Emulation with the Optical Reconfigurable Logic Array

EE Zeise and P.S. Guilfoyle
TuI1 Optical Computing (IP) 1989

An All-Optical Programmable Logic Gate

R.G.A. Craig, G.S. Buller, F.A.P. Tooley, H. Ichikawa, S.D. Smith, A.C. Walker, and B.S. Wherrett
PD6 Optical Computing (IP) 1989

Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.