Abstract
As chip multiprocessors (CMPs) scale to increasing numbers of cores and greater on-chip computational power, the gap between the available off-chip bandwidth and that which is required to appropriately feed the processors continues to widen under current memory access architectures. For many high-performance computing applications, the bandwidth available for both on- and offchip communications can play a vital role in efficient execution due to the use of data-parallel or data-centric algorithms. Electronic interconnected systems are increasingly bound by their communications infrastructure and the associated power dissipation of high-bandwidth data movement.
© 2010 Optical Society of America
PDF ArticleMore Like This
Keren Bergman
ITuD1 Integrated Photonics and Nanophotonics Research and Applications (IPR) 2008
Howard Wang, Michele Petracca, Aleksandr Biberman, Benjamin G. Lee, Luca P. Carloni, and Keren Bergman
JThA92 National Fiber Optic Engineers Conference (NFOEC) 2008
Yue Wang, Kang Wang, Duan Zhou, Kun Wang, and Huaxi Gu
Su2A.56 Asia Communications and Photonics Conference (ACP) 2017