Abstract
The construction and operation of a 50-MHz 64 × 16 bit fiber-optic bit-serial delay-line memory is described. It consists of LiNbO3 directional coupler switches, fused-fiber couplers, and a 4.17-km fiber loop. It is a subsystem of a bit-serial optical computer under construction by our group. We discuss delay and clock source stability requirements for the long delay line in the face of a limited phase error tolerance. The reliability testing of the memory subsystem is described. The degradation of data in the memory loop as the phase error tolerance is exceeded by a small amount is studied through the temperature dependence of the memory loop. Data are presented for the memory-loop stability with respect to temperature variations. The memory subsystem design and construction is presented. The results of these experiments support the feasibility of a 100-MHz 128 × 16 bit memory.
© 1992 Optical Society of America
Full Article | PDF ArticleMore Like This
David B. Sarrazin, Harry F. Jordan, and Vincent P. Heuring
Appl. Opt. 29(5) 627-637 (1990)
Vincent P. Heuring, Harry F. Jordan, and Jonathan P. Pratt
Appl. Opt. 31(17) 3213-3224 (1992)
A. F. Benner, J. Bowman, T. Erkkila, R. J. Feuerstein, V. P. Heuring, H. F. Jordan, J. Sauer, and T. Soukup
Appl. Opt. 30(29) 4179-4189 (1991)