Abstract

We present an investigation of the architecture of an optoelectronic cache that can integrate terabit optical memories with the electronic caches associated with high-performance uniprocessors and multiprocessors. The use of optoelectronic-cache memories enables these terabit technologies to provide transparently low-latency secondary memory with frame sizes comparable with disk pages but with latencies that approach those of electronic secondary-cache memories. This enables the implementation of terabit memories with effective access times comparable with the cycle times of current microprocessors. The cache design is based on the use of a smart-pixel array and combines parallel free-space optical input–output to-and-from optical memory with conventional electronic communication to the processor caches. This cache and the optical memory system to which it will interface provide a large random-access memory space that has a lower overall latency than that of magnetic disks and disk arrays. In addition, as a consequence of the high-bandwidth parallel input–output capabilities of optical memories, fault service times for the optoelectronic cache are substantially less than those currently achievable with any rotational media.

© 1996 Optical Society of America

Disk caching with an optical ring

Enrique V. Carrera and Ricardo Bianchini
Appl. Opt. 39(35) 6663-6680 (2000)

Architectural approach to the role of optics in monoprocessor and multiprocessor machines

Jacques Henri Collet, Daniel Litaize, Jan Van Campenhout, Chris Jesshope, Marc Desmulliez, Hugo Thienpont, James Goodman, and Ahmed Louri
Appl. Opt. 39(5) 671-682 (2000)

Design and construction of the high-speed optoelectronic memory system demonstrator

Roberto Barbieri, Philippe Benabes, Thomas Bierhoff, Josh J. Caswell, Alain Gauthier, Jürgen Jahns, Manfred Jarczynski, Paul Lukowicz, Jacques Oksman, Gordon A. Russell, Jürgen Schrage, John F. Snowdon, Oliver Stübbe, Gerhard Troster, and Marco Wirz
Appl. Opt. 47(19) 3500-3512 (2008)

Parallel optical interconnects may reduce the communication bottleneck in symmetric multiprocessors

Jacques Henri Collet, Wissam Hlayhel, and Daniel Litaize
Appl. Opt. 40(20) 3371-3378 (2001)

Shared-memory optical/electronic computer: architecture and control

Clare Waterson and B. Keith Jenkins
Appl. Opt. 33(8) 1559-1574 (1994)