Abstract

A compact two-step modified-signed-digit arithmetic-logic array processor is proposed. When the reference digits are programmed, both addition and subtraction can be performed by the same binary logic operations regardless of the sign of the input digits. The optical implementation and experimental demonstration with an electron-trapping device are shown. Each digit is encoded by a single pixel, and no polarization is included. Any combinational logic can be easily performed without optoelectronic and electro-optic conversions of the intermediate results. The system is compact, general purpose, simple to align, and has a high signal-to-noise ratio.

© 1999 Optical Society of America

Two-step digit-set-restricted modified signed-digit addition–subtraction algorithm and its optoelectronic implementation

Feng Qian, Guoqiang Li, Hao Ruan, Hongmei Jing, and Liren Liu
Appl. Opt. 38(26) 5621-5630 (1999)

Parallel optical negabinary arithmetic based on logic operations

Guoqiang Li, Liren Liu, Lan Shao, Yaozu Yin, and Jiawen Hua
Appl. Opt. 36(5) 1011-1016 (1997)

Parallel modified signed-digit arithmetic using an optoelectronic shared content-addressable-memory processor

Berlin Ha and Yao Li
Appl. Opt. 33(17) 3647-3662 (1994)

Conditional symbolic modified signed-digit arithmetic using optical content-addressable memory logic elements

Yao Li and George Eichmann
Appl. Opt. 26(12) 2328-2333 (1987)

Modified-signed-digit arithmetic for multi-input digital optical computing

Shaomin Zhou, Scott Campbell, Weishu Wu, Pochi Yeh, and Hua-Kuang Liu
Appl. Opt. 33(8) 1507-1516 (1994)