Abstract

The high bandwidth available in optoelectronic interconnects is often suggested as making them suitable for use in high-performance computer systems. However, it will be shown that for problems where message sizes are small, the latency of an optoelectronic interprocessor interconnect will place a lower limit on the number of processors required to produce performance enhancement over a traditional electronic interconnect.

© 2006 Optical Society of America

Parallel algorithms and architectures based on pipelined optical buses

Zicheng Guo and H. John Caulfield
Appl. Opt. 34(35) 8116-8124 (1995)

Architectural approach to the role of optics in monoprocessor and multiprocessor machines

Jacques Henri Collet, Daniel Litaize, Jan Van Campenhout, Chris Jesshope, Marc Desmulliez, Hugo Thienpont, James Goodman, and Ahmed Louri
Appl. Opt. 39(5) 671-682 (2000)

Reconfigurable intelligent optical backplane for parallel computing and communications

Ted H. Szymanski and H. Scott Hinton
Appl. Opt. 35(8) 1253-1268 (1996)

Parallel algorithms based on expander graphs for optical computing

Ramamohan Paturi, Dau-Tsuong Lu, Joseph E. Ford, Sadik C. Esener, and Sing H. Lee
Appl. Opt. 30(8) 917-927 (1991)

Designing massively parallel optical computers: a case study

Aloke Guha and M. W. Derstine
Appl. Opt. 29(14) 2187-2200 (1990)