Abstract
The design environment, design and test flows, and the constraints and challenges of implementing large two-dimensional arrays of receiver and transmitter circuits for optoelectronic-very-large-scale-integration (OE-VLSI) applications is described, and the use of optically and electrically differential architectures is advocated. We show that the incorporation of design-for-testability features and chip-level test methodologies overcome some of the unique challenges of testing OE-VLSI receiver and transmitter circuits. We present design techniques that can be used to improve the switching-noise performance of fully differential OE-VLSI receiver and transmitter circuits. We show that the operational yield of large receiver arrays is maximized through the use of an optically and electrically differential architecture.
© 2003 IEEE
PDF Article
More Like This
Design and implementation of a modulator-based free-space optical backplane for
multiprocessor applications
Andrew G. Kirk, David V. Plant, Ted H. Szymanski, Zvonko G. Vranesic, Frank A. P. Tooley, David R. Rolston, Michael H. Ayliffe, Frederic K. Lacroix, Brian Robertson, Eric Bernier, and Daniel F. Brosseau
Appl. Opt. 42(14) 2465-2481 (2003)
Cited By
You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.
Contact your librarian or system administrator
or
Login to access Optica Member Subscription