Abstract
Soliton dragging logic gates1 are one example of a novel time domain chirp switch (TDCS) architecture that is applicable to materials other than fibers. The logic in a TDCS is based on time shift keying where a "1" corresponds to a pulse that arrives within the clock window and a "0" to either no pulse or an improperly timed pulse. Although TDCS's generally incur a latency penalty, for high bit-rate applications TDCS's lead to low switching energies. For example, we illustrate an all-fiber inverter with a 1pJ switching energy and a fan-out of 28.
© 1991 Optical Society of America
PDF ArticleMore Like This
M. N. Islam, C. E. Soccolich, C. J. Chen, K. S. Kim, J. R. Simpson, and U. C. Paek
CMB3 Conference on Lasers and Electro-Optics (CLEO:S&I) 1991
M.N. Islam, C.J. Chen, and C.E. Soccolich
WD2 Optical Computing (IP) 1991
M.N. Islam, C.J. Chen, and C.E. Soccolich
WD2 Photonic Switching (PS) 1991