Abstract
We propose a new circuit for memristor-based adder design. The circuit compute the carry output in just one step and reduces the delay of N-bits adder from 2N+19 to N+14 steps.
© 2017 Optical Society of America
PDF ArticleMore Like This
Zheng Wang, Zhoufeng Ying, Shounak Dhar, Zheng Zhao, David Z. Pan, and Ray T. Chen
STh1N.2 CLEO: Science and Innovations (CLEO:S&I) 2017
P. Sha, H.J. Sun, W.L. Zhou, X.H. Xu, J.J. Zhang, Q. Wang, C.Y. Hu, P. Yan, and X.S. Miao
IF5A.4 Information Optoelectronics, Nanofabrication and Testing (IONT) 2012
Zhoufeng Ying, Zheng Wang, Shounak Dhar, Zheng Zhao, David Z. Pan, and Ray T. Chen
JW2A.147 CLEO: Applications and Technology (CLEO:A&T) 2017