Abstract
Deep learning hardware accelerators based on analog photonic networks are trained on standard digital electronics. We discuss on-chip training of neural networks enabled by a silicon photonic architecture for parallel, efficient, and fast data operations.
© 2022 The Author(s)
PDF ArticleMore Like This
Bhavin J. Shastri, Matthew J. Filipovich, Zhimu Guo, Paul R. Prucnal, Sudip Shekhar, and Volker J. Sorger
CThA13B_02 Conference on Lasers and Electro-Optics/Pacific Rim (CLEO/PR) 2022
B. J. Shastri, M. J. Filipovich, Z. Guo, P. R. Prucnal, C. Huang, A. N. Tait, S. Shekhar, and V. J. Sorger
Tu4G.1 European Conference and Exhibition on Optical Communication (ECOC) 2022
Bhavin J. Shastri, Volker Sorger, and Nir Rotenberg
SM4J.1 CLEO: Science and Innovations (CLEO:S&I) 2023