Abstract
A complete 4-bit WDM-enabled all-optical RAM Row architecture with 20 Gb/s memory-bus throughput is experimentally presented for the first time, using four 5Gb/s monolithic InP Flip-Flops and a multi-wavelength Random Access and Column Selector peripheral circuit.
© 2021 The Author(s)
PDF Article | Presentation VideoMore Like This
Christos Pappas, Theodoros Moschos, Theoni Alexoudi, Christos Vagionas, and Nikos Pleros
M1I.1 Optical Fiber Communication Conference (OFC) 2022
Christos Pappas, Theodoros Moschos, Theoni Alexoudi, Christos Vagionas, and Nikos Pleros
Th4B.3 Optical Fiber Communication Conference (OFC) 2022
C. Pappas, T. Moschos, G. Mourgias-Alexandris, T. Alexoudi, C. Vagionas, K. Gradkowski, N. Nudds, P. O'Brien, A. Miliou, and N. Pleros
STu1G.4 CLEO: Science and Innovations (CLEO:S&I) 2021