Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Structure of a Digital Feedback Clock Recovery for Parallelized Receivers

Not Accessible

Your library or personal account may give you access

Abstract

High speed receivers must process several samples in parallel. For such a parallelized receiver architecture an implementation of a digital feedback timing recovery scheme is proposed.

© 2011 Optical Society of America

PDF Article
Select as filters


Select Topics Cancel
© Copyright 2024 | Optica Publishing Group. All rights reserved, including rights for text and data mining and training of artificial technologies or similar technologies.