Abstract
High speed receivers must process several samples in parallel. For such a parallelized receiver architecture an implementation of a digital feedback timing recovery scheme is proposed.
© 2011 Optical Society of America
PDF ArticleHigh speed receivers must process several samples in parallel. For such a parallelized receiver architecture an implementation of a digital feedback timing recovery scheme is proposed.
© 2011 Optical Society of America
PDF Article