Expand this Topic clickable element to expand a topic
Skip to content
Optica Publishing Group

Hardware Implementation of an Iterative Parallel Scheduler for Optical Interconnection Networks

Not Accessible

Your library or personal account may give you access

Abstract

This paper proposes an iterative parallel scheduler for optical interconnection networks based on the longest queue first algorithm, presents an optimized hardware imple­mentation in commercial FPGA boards, and experimentally assess its performance.

© 2016 Optical Society of America

PDF Article
More Like This
Design and Implementation of An Index-based Parallel Scheduler for Optical Burst Switching Networks

Guiling Wu, Tairang Zhan, Jianping Chen, Xinwan Li, and Chunming Qiao
JWA054 National Fiber Optic Engineers Conference (NFOEC) 2011

Optical Implementations of Interconnection Networks for Massively Parallel Architectures

Julian Bristow, Aloke Guha, Charles Sullivan, and Anis Husain
TuA3 Optical Computing (OPTCOMP) 1989

All-optical Multi Microring Network-on-chip

N. Andriolli, P. Castoldi, and I. Cerutti
AF1H.1 Asia Communications and Photonics Conference (ACPC) 2014

References

You do not have subscription access to this journal. Citation lists with outbound citation links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.

Contact your librarian or system administrator
or
Login to access Optica Member Subscription

Select as filters


Select Topics Cancel
© Copyright 2022 | Optica Publishing Group. All Rights Reserved