Abstract
With the increase of traffic in coherent optical communication systems, the proportion of resources (chip area) required by FEC in DSP chips is higher and higher. At the same time, pre-FEC performance is an explicit indicator of commercial competition. It is gradually improved in the evolution of the system, and the Shannon limit is approached step by step. The balanced design of FEC performance, area, and power consumption becomes a key point of the DSP chip of coherent optical communication.
© 2020 The Author(s)
PDF ArticleMore Like This
Kiyoshi Onohara, Yoshikuni Miyata, Takashi Sugihara, Kazuo Kubo, Hideo Yoshida, and Takashi Mizuochi
OThL1 Optical Fiber Communication Conference (OFC) 2010
Yu Zhao, Juan Qi, Fabian N. Hauske, Changsong Xie, Doris Pflueger, and Gerhard Bauch
OW1H.3 Optical Fiber Communication Conference (OFC) 2012
Sameep Dave and Fan Mo
Tu3B.1 Optical Fiber Communication Conference (OFC) 2015