Abstract
We demonstrate low loss, 7-bit, switched delay line, with 6.4 ns measured delay span. The geometrically-optimized delay lines achieve 3.3 dB/m (0.25 dB/ns) measured loss. The design is fabricated in a commercial silicon photonics process.
© 2022 The Author(s)
PDF Article | Presentation VideoMore Like This
J.M. Heaton, M.M. Bourke, S.B. Jones, K.P. Hilton, and D.R. Wight
IWE4 Integrated Photonics Research (IPR) 1996
Tong Chen, Hansuek Lee, Jiang Li, Oskar Painter, and Kerry Vahala
FWS1 Frontiers in Optics (FiO) 2011
Qing Li, Siva Yegnanarayanan, Ali A. Eftekhar, and Ali Adibi
IMC7 Integrated Photonics Research, Silicon and Nanophotonics (IPR) 2010