Abstract
A variety of applications in artificial neural networks, interconnection networks, artificial intelligence, relational databases, and numerical processing require parallel, large scale implementations of matrix-algebraic architectures. Existing VLSI implementations of these architectures are restricted in terms of their parallelism and bandwidth due to their inherent connectivity, pin-out, power dissipation, and crosstalk limitations.[1,2] On the other hand, existing optical matrix-vector architectures suffer from limited SLM throughput and accuracy as well as limited functional flexibility. In the following sections we describe and analyze the Dual-Scale Topology OptoElectronic Processor (D-STOP)[3] which alleviates these limitations, and discuss its feasibility for a near-term implementation.
© 1991 Optical Society of America
PDF ArticleMore Like This
Gary C. Marsden, Ashok Krishnamoorthy, Sadik Esener, and Sing H. Lee
TuJJ2 OSA Annual Meeting (FIO) 1990
Yao Li and Berlin Ha
TuD2 Optical Computing (IP) 1991
D. J. Wiley, I. Glaser, B. K. Jenkins, and A. A. Sawchuk
FDD1 OSA Annual Meeting (FIO) 1991