Abstract
Analog coherent receiver (ACR) is an attractive alternative to ADC+DSP based coherent receiver for reducing the complexity and power consumption in near-future high-capacity coherent data center interconnects (DCIs). Carrier phase recovery and compensation (CPRC), which is one of the major operations in the coherent DCIs, is essential to compensate for the phase and frequency offsets between the lasers and phase noise of lasers. In this work, we present a CPRC architecture for ACR based DCIs. The proposed CPRC approach comprises a dual loop architecture for frequency and phase offset corrections. Detailed design, analysis, effects of non-idealities, and simulation results of the dual loop CPRC are presented. For our analyses, circuit-realizable parameters have been used and the CPRC can be implemented in advanced CMOS/FinFET/SiGe technology nodes. The presented analog CPRC technique, along with lowering the power consumption, reduces the complexity in 200 Gbps/
$\lambda$
coherent DCIs.
PDF Article
More Like This
Chip-based Brillouin processing for carrier recovery in self-coherent optical communications
Elias Giacoumidis, Amol Choudhary, Eric Magi, David Marpaung, Khu Vu, Pan Ma, Duk-Yong Choi, Steve Madden, Bill Corcoran, Mark Pelusi, and Benjamin J. Eggleton
Optica 5(10) 1191-1199 (2018)
Cited By
You do not have subscription access to this journal. Cited by links are available to subscribers only. You may subscribe either as an Optica member, or as an authorized user of your institution.
Contact your librarian or system administrator
or
Login to access Optica Member Subscription