Abstract
Based on wiring-space and heat removal consideration, we predict how many optically interconnected chips a set of N gates must be partitioned into for minimum system delay.
© 1990 Optical Society of America
PDF ArticleMore Like This
Computer-aided design for optoelectronic computing
F. Kiamilev, J. Fan, B. Catanzaro, S. Esener, and S. H. Lee
FJ6 OSA Annual Meeting (FIO) 1990
VHDL for simulation of optoelectronic computers
F. Kiamilev, Dau-Tsuong Lu, J. Fan, S. Esener, and S. H. Lee
FJ7 OSA Annual Meeting (FIO) 1990
Dual-scale topology optoelectronic processor
Gary C. Marsden, Ashok Krishnamoorthy, Sadik Esener, and Sing H. Lee
TuJJ2 OSA Annual Meeting (FIO) 1990